GS9035A

The GS9035A receives either single-ended or differential PECL data and outputs differential PECL clock and retimed data signals.

The GS9035A can operate in either auto or manual rate selection mode. In auto mode the GS9035A is ideal for multi-rate serial data protocols such as SMPTE 259M. In this mode the GS9035A automatically detects and locks onto the incoming data signal. For single rate data systems, the GS9035A can be configured to operate in manual mode. In both modes, the GS9035A requires only one external resistor to set the VCO centre frequency and provides adjustment free operation.

The GS9035A has dedicated pins to indicate LOCK and data rate. In addition, an internal muting function forces the serial data outputs to a static state when input data is not present or when the PLL is not locked. The serial clock outputs can also be disabled resulting in a 10% power savings.

The GS9035A is packaged in a 28 pin PLCC and operates from a single +5 or -5 Volt power supply.

Serial data output mute when PLL is not locked

Immune to harmonic locking

Operation independent of SAV/EAV sync signals

Low jitter, low power

Single external VCO resistor for operation with five input data rates

Large input jitter tolerance: typically 0.45 UI beyond loop bandwidth

Power savings mode (output serial clock disable)

System friendly: serial clock remains active when data outputs muted

Robust lock detect

• The GS9035A is used for Clock and Data recovery, and Jitter elimination for all high speed serial digital interface applications involving SMPTE 259M and other data standards.

Part No	Package
GS9035ACPJE3	28 pin PLCC
GS9035ACTJE3	28 pin PLCC Tape